


10/529237

FIG. 1



20: REGULATOR
 CLK2: SAMPLING SIGNAL
 GL: GATE LOGIC SIGNAL
 RST: RESET SIGNAL

FIG. 2




FIG. 3






FIG. 4



T_{sw} : FIELD SWITCH CYCLE
 T_{sa} : SAMPLING CYCLE

FIG. 5



T_{sw1} to T_{sw4} : FIELD SWITCH CYCLE
 T_{sb} : SAMPLING CYCLE

FIG. 6

